Abstract-A prototype readout system for the STAR PIXEL detector in the Heavy Flavor Tracker vertex detector upgrade is presented. The PIXEL detector is a Monolithic Active Pixel Sensors (MAPS) based silicon pixel vertex detector fabricated in a commercial CMOS process that integrates the detector and front-end electronics layers in one silicon die. Two generations of MAPS prototypes designed specifically for the PIXEL are discussed. The readout architecture for the PIXEL has been recently prototyped in a telescope system consisting of three small MAPS sensors arranged into three parallel and coaxial planes. This proposed readout architecture is simple and scales to the size required to readout the final detector. The real-time hit finding algorithm necessary for data rate reduction in the 135 mega pixel detector is described, and aspects of the PIXEL system integration into the existing STAR framework are addressed. The complete system has been recently tested and shown to be fully functional.
I. INTRODUCTION
HE objective of the STAR experiment at the Relativistic Heavy Ion collider (RHIC), located at BNL, is the study of very hot and dense nuclear matter [1] . Heavy quarks (c, b) are probes that can elucidate the initial conditions when this matter is created. As their mass is much larger than the ambient temperature, they form predominantly during the initial hard scatterings and not in a later stage of hadronization.
The STAR experiment has successfully reconstructed D 0 's in d-Au and peripheral Au-Au collisions, but in central collisions the large numbers of K and p daughter tracks provide high combinatorial background that makes the study intractable. After several years of operation the STAR detector is going through a series of upgrades that will allow for deeper understanding of the observed physics as well as a study of new physics. One of these upgrades, the Heavy Flavor Tracker, will improve tracking capabilities to allow identification of short-lived charm and bottom containing mesons, with lifetimes corresponding to hundreds of micrometers [2] .
The HFT will consist of three detector systems with graded resolution: the outermost layers will consist of the upgraded, existing Silicon Strip Detector [3] . The new Inner Silicon Tracker [4] will use silicon strip detectors, and the inner-most and the highest precision layer will feature new PIXEL detector, described below. The PIXEL will allow for determination of a collision vertex with a precision close to 30 μm.
In this work we briefly describe the PIXEL detector which has been discussed in a previous publication [5] . We present the development of Monolithic Active Pixel Sensors that is ongoing at IPHC 1 and is dedicated to this new vertex detector. Using the first generation of MAPS prototypes developed for the STAR PIXEL detector, we have constructed a prototype three sensor telescope with a readout system that includes the on-the-fly data sparsification. The presented readout system is a small-scale prototype that features all functionality required by the final detector system. We have demonstrated the performance of the telescope and the readout system tested with 1.2 GeV electron test beam at ALS, LBNL, and in the STAR detector at RHIC during the 2006-2007 Au-Au run.
II. PIXEL DETECTOR DESIGN
The main requirement for the PIXEL detector is to provide direct topological reconstruction of heavy flavor decays, including those of D 0 , that are displaced from the main vertex by more than 100 μm. To provide this capability, the vertex detector has to be characterized by very low mass and low Z so that multiple Coulomb scattering is minimized. The design goal is the radiation length of less than 0.5% per layer. This small amount of material can be achieved with sensors thinned down to 50 μm, readout cables with aluminum conductors, and air cooling of the system. In addition, spatial resolution of about 10 μm is required with pixel positional stability on the same scale. The sensor pixel pitch chosen for this application is 30 μm.
The PIXEL detector will consist of 33 sensor ladders with ten 2 cm 2 cm sensors per ladder. The ladders will be organized into two layers with 9 and 24 ladders for the internal and external layer, respectively. The complete detector will consist of about 135 millions of pixels. The conceptual design of the PIXEL detector is presented in Fig. 1 [6] . The inset presents the two layers of pixel sensors organized into two barrels at the diameter of 2.5 and 7 cm. The support structure represented in green is intended to provide capability for a quick replacement of the detector while preserving high accuracy positioning. Fig. 1 . Conceptual design of the PIXEL detector for the Heavy Flavor Tracker. The support structure with part of the readout electronics, presented in green, located inside the carbon fiber cone, will provide capability for a quick replacement of the detector with a very high accuracy positioning (on the order of 20 μm). The inset presents a two layer barrel structure composed of 33 ladders each equipped with 10 MAPS sensors.
III. MONOLITHIC ACTIVE PIXEL SENSORS TECHNOLOGY
The sensor technology of choice for the PIXEL detector is Monolithic Active Pixel Sensors (MAPS). MAPS are built using standard commercially available CMOS technologies. They integrate sensor and readout electronics in one silicon device. MAPS operation is based on charge collection from the active volume, which in this case, is epitaxial layer (typically about 10 μm thick) providing a 100% fill-factor. Only small part of the active volume near the charge collecting n-well/p-epi diode is depleted. The charge collection process from undeleted regions is driven by thermal diffusion and typically gives the collection time on the order of 100 ns [7] . Potential barriers at the substrate and p-well regions limit the spread of the charge. The principle of operation of MAPS is presented in Fig. 2 .
MAPS offer competitive performance with other existing silicon sensor technologies. In general, they provide fast readout times, low noise operation, and limited power dissipation. Modern CMOS processes with small feature size and thin oxide layers are, to some extent, inherently radiation tolerant giving MAPS an advantage over classical CCDs. Thinning of MAPS wafers and dies to several tens of micrometers is available as standard post-processing. In addition, very high granularity can be achieved with small size pixels that can be as small as several square micrometers.
Neither of the last two features is achievable in the hybrid pixel detector technology.
A limitation of the MAPS technology originates from the nwell/p-epi diode being used for charge collection. This imposes a restriction on the use of PMOS transistors in a pixel cell that would have to be implemented in another n-well, which would compete in charge collection with the main diode. Since 1999 MAPS have been extensively developed at the IPHC. The main application that has been driving the development is tracking of ionizing particles in high-energy physics experiments. Advantages of MAPS make them also very attractive devices in other domains, e.g. medical imaging and material science [8, 9] .
IV. MAPS DEVELOPMENT FOR STAR
A. Enhanced radiation tolerance of MAPS Part of the development of MAPS at IPHC dedicated to vertex detectors has been optimized for the PIXEL detector. The first family of sensors dedicated to the STAR application includes two prototypes: small size MimoSTAR2 with 128 128 pixel array, and MimoSTAR3 with 320 640 pixels (half of the final sensor). Both feature 30 μm pixel pitch and analog readout through fast (50 MHz) differential current drivers (2 parallel outputs in case of the larger prototype). The classical rolling shutter readout mode leads to the integration time of 4 ms for the final-size sensor with two parallel outputs. The sensors have been optimized for integration in a large detector system through implementation of a JTAG control that allows for setting internal configuration and internal reference currents and voltages.
In the STAR environment MAPS will work at relatively high temperatures due to limited cooling capabilities of an airflow based system. Temperatures in the 20 to 30 °C range can be expected even with the moderate power dissipation at the design level of 100 mW/cm 2 . In this environment the leakage current in charge collecting diodes will impact the noise performance of the sensors. The radiation environment will add to the increase of the leakage current resulting in degradation of the performance with time. An integrated dose of several tens of krad per year of running of STAR was expected in the PIXEL inner layer.
The typical charge collecting diode in MAPS is not well suited for operation at either high temperature or at a high radiation environment. The cross-section through a typical MAPS pixel in a 3-transistor configuration is presented in Fig.  3 and the leakage current increase after 20 krad of ionizing radiation is presented as a function of temperature in Fig. 4 . For example, at 30 °C and with integration time of 4 ms the noise performance is dominated by shot noise that amounts to 12 and 39 electrons before and after irradiation with 20 krad, respectively. Radiation tolerance of MAPS has been enhanced with a radiation hardened diode layout that is presented in Fig. 5 [10]. The enhancement is obtained through elimination of field oxide from the periphery of the charge collecting diode. The thick oxide traps positive charges generated by ionizing radiation and the charge buildup near the Si-SiO 2 interface can lead to an inversion layer in a p-type substrate. This effect together with the Si-SiO 2 interface damages acting as generation-recombination centers can increase surface leakage current. Thermally grown thick oxide in CMOS processes is used for isolation of highly doped transistor regions. Field oxide is absent over the highly doped areas and in places where gate oxide is located. Thick oxide can be eliminated from the boundary of the diode by the addition of gate oxide along the periphery of the junction. The electron noise charge performance of the radiation hardened diode is degraded initially by about 30% due to higher capacitance of this structure. However, at ionizing radiation doses greater than several krad, the performance of the radiation hard design is superior.
The obtained improvement for a radiation hardened diode design is depicted in Fig. 6 . Significant reduction by a factor of about 5 in the leakage current increase can be observed.
Both types of diodes were implemented in MimoSTAR2 for comparison purposes, while the MimoSTAR3 design features only the radiation hardened diode. The charge collecting diode in MimoSTAR prototypes uses the continuously reversed bias technique [10] . The operating point of the diode is continuously set with a forward biased p+/n-well junction created by a p implant inside the n-well. MimoSTAR2 has been extensively tested in laboratory conditions and with minimum ionizing particles from various test beams. A non-irradiated chip operated at the temperature of 30 °C and with the integration time of 4 ms, demonstrated electron noise charge, ENC, of 16 electrons and the single pixel S/N ratio for the most probable value of charge generated by a minimum ionizing particle of 14. The hit detection efficiency was estimated at the level of 99.7 ± 0.06%. This provides sufficient performance for the PIXEL detector that requires detection efficiency above 99%.
B. Next generation of prototypes for PIXEL detector
The final PIXEL detector, scheduled to be deployed at STAR in 2012, will feature sensors more advanced than the existing MimoSTAR prototypes described above. The maximum luminosity of RHIC II (8 10 27 ) requires MAPS to operate at much shorter integration times so that pile-up effect of consecutive collision events is reduced. Times less than 200 μs should be sufficient to minimize this problem. The standard rolling shutter readout cannot provide fast readout times required. The sensor will implement a column parallel processing with a discriminator at the end of each columns and a data stream multiplexer for a fast binary readout.
Such structure has already been tested in Mimosa8 and Mimosa16 -small-scale prototypes developed at IPHC in collaboration with DAPNIA, Saclay 2 . These prototypes feature in-pixel correlated double sampling (CDS) that allows subtracting two consecutive voltage samples to extract the signal accumulated within the integration time. CDS is implemented on a clamping capacitor. A detailed description of the operation of this chip has been given in [11] . The single threshold discriminator is located at the bottom of each column. In addition to the signal comparison to a reference voltage, it also minimizes pixel-to-pixel dispersions, referred to as Fixed Pattern Noise -FPN, by performing second CDS operation. The main part of the FPN is due to the in-pixel source follower mismatches. The suppression of the FPN is necessary for on-chip signal discrimination. The sensor architecture, which is presented in Fig. 7 , reduces FPN below the temporal noise level [11] .
Mimosa16 is an implementation of the Mimosa8 prototype in a technology with a thicker epitaxial layer (approximately 15 μm) [12] . It also features an improved in-pixel amplifier with a higher gain than the one implemented in Mimosa8 [13] . 2 CEA-Saclay DAPNIA, 91191 Gif-sur-Yvette, France
At 20 °C and with integration time of 50 μs, the detection efficiency for MIPS was close to 100% for a range of discriminator thresholds from 3 to 7 mV. At the same time, the fake hit rate per pixel dropped from 10 -3 to 10 -6 . These numbers meet the performance goals for the PIXEL detector. 
V. LADDER STRUCTURE FOR PIXEL DETECTOR
The readout system for the PIXEL detector is designed to be modular and parallelized. The basic unit will be composed of a group of ladders.
An early ladder prototype is presented in Fig. 8 . The test readout cable was built from a Kapton cable with 4 copper conductor layers and populated with full-reticule size Mimosa5 prototypes. Four outputs per chip were routed to the edge of the ladder structure using only two conductor layers. The other layers formed ground and power supply planes. The next generation ladder will be designed differently. The readout buffers and drivers will be located at its end. Plans include using aluminum conductors to reduce radiation length of the structure. The signals will be sent to the readout system for processing, forming events, and inclusion into the STAR event structure.
VI. PROTOTYPE READOUT SYSTEM
A. System architecture A schematic diagram of the prototype readout system for the PIXEL detector is presented in Fig. 9 . At the time the readout system was designed, only the smaller of the MimoSTAR prototypes was available for testing. The readout system has been coupled to a three sensor telescope head constructed with MimoSTAR2 prototypes. All sensors operate in parallel with synchronized frame readout. The telescope assembly is connected to the motherboard and routed to a daughter card that performs digitization and processing of data. Digitized data pass through CDS and an on-the-fly data reduction accomplished with a hit finding algorithm that returns only addresses of clusters' central pixels. Resulting addresses are formed into events and buffered in a commercial Altera Stratix filed programmable gate array (FPGA) development board. The Stratix board interfaces to a fiber optic readout system and sends data to an acquisition PC. It also provides JTAG communication with the telescope head. A circuit on the motherboard supplies latch-up protected power, clocks and resets to the telescope. The system is run continuously with a 50 MHz clock sent to sensors. The motherboard/daughter card assembly accepts external triggers. In response to a trigger, hit data corresponding to one, full-frame sensor readout are transferred to the acquisition PC.
The prototype readout system presented in this paper is a small-size prototype developed for the PIXEL detector. The architecture can be scaled up to provide parallel modules for the full-size detector.
B. Hardware implementation
MimoSTAR2 sensors are designed to mimic a larger sensor by adding dummy pixels to give an apparent size of 128 640 pixel array. The full die thickness sensors are mounted to twolayer 25μm Kapton flex cables. Flex cables are glued to aluminum frames that define the telescope geometry with a planar spacing of 2.7 mm as shown in Fig.10 .
The daughter card is a small printed circuit board containing 8-channel, 12-bit ADC (TI ADS5270), Xilinx XC2V100 FPGA for signal processing, and two 18Mb GSI GS8162Z72C SRAM modules that store signal samples for CDS.
The motherboard provides regulated power, control, and configuration to the sensors, accepts external triggers, and provides interconnections between the sensor head, the daughter card, and the Stratix development board.
The Stratix development board is the interface to the optic fiber data transmission module that connects the readout system and the acquisition/control PC. It also provides logic for sensor JTAG communication, event building, and buffering. The fiber optic module is a Digital Data Link interface that has been developed for the ALICE detector [14] and has been accepted as the readout system for most of the current STAR upgrade. It provides data transfer rates from the detector system to a PCI bus in an acquisition PC up to 1.2 Gb/s. 
C. Data processing in FPGA
Analog differential current signals from the MimoSTAR2 sensor are converted to voltage and continuously digitized with a 50 MHz clock. Digitized data are synchronously passed to the SRAM modules. The memory is configured as an updating array of 12-bit ADC values, where each entry corresponds to the physical sensor pixel. One sensor frame for each chip is continuously present in memory. The ADC value of a current pixel signal is subtracted from the value registered in the previous frame. The subtraction of samples that corresponds to CDS, allows extraction of signals generated by passing ionizing particles, and, at the same time, to remove FPN. The subtraction is performed with the system main clock of 50 MHz. The current ADC sample overwrites the previous one. The result of subtraction, reduced to 8-bit value, is passed to the next stage that performs data reduction through a realtime hit finder.
To prepare the data for hit finding, the multiplexed serial data output stream from the sensor is reordered to reconstruct the pixel array geometry. With a correct geometry, a raster scan through the pixel array is performed with window that examines a 3 3 pixel array at each clock cycle. The implementation of the hit finding algorithm is presented in the diagram in Fig. 11 .
Two full rows and three additional pixels are input into a shift register. Observing the highlighted in Fig. 11 nine-pixel window is functionally equivalent to a raster scan. The threshold criteria applied to each cluster require the central pixel to pass a high threshold and one of the eight neighbors to be above a lower threshold. This algorithm allows obtaining a detection efficiency and fake hit rate at a similar level as the classical cluster search that, for the second cut, checks a sum of signals in the cluster. When cluster criteria are met, the 18 bit address of the center pixel is sent to an event FIFO. shift register length = 1 column Fig. 11 . Schematic representation of the hit finder algorithm implemented in the prototype readout system for the PIXEL detector. The algorithm allows performing zero suppression at the FPGA level. 12-bit ADC data from the two full rows and the additional 3 pixels from the next row are sent to a high/low threshold discriminator. The center pixel is compared to a high threshold and the surrounding 8 pixels with a lower threshold. If the center pixel and one of the 8 neighbors exceed their thresholds, then a hit is found. The address of the central pxiel is the position of the hit and stored into a readout FIFO.
When a trigger arrives from the STAR trigger system, the event FIFO is enabled for the time equivalent of one sensor frame. In response to the trigger, after closing FIFOs for each sensor, the addresses are bundled with a received trigger ID, built into an event structure, and transferred to a STAR DAQ receiver PC.
To handle triggers that arrive randomly, with a mean frequency of 1 kHz, four FIFOs were implemented for each sensor. When the first trigger arrives, data is transferred to the first FIFO. If another trigger arrives before the readout is finished, then data is also transferred to the next FIFO. Dead time only arises when all the FIFOs are active. This architecture can easily be expanded by increasing the number of FIFOs if system dead time becomes a problem.
The raw data rate from the telescope is 225 MB/s with an average occupancy of 20 hits per sensor per frame. The average readout frequency is 1 kHz. The zero suppression algorithm, which has some event structure overhead, reduces the data rate to about 612 kB/s. For the full PIXEL detector system there would be a reduction from about 51 GB/s down to about 114 MB/s.
VII. TEST RESULTS WITH THE PROTOTYPE TELESCOPE SYSTEM
The assembled telescope and the prototype readout system were calibrated with a 55 Fe source. The ENC was estimated at the level of 30 and 35 electrons for the standard and radiation tolerant diode designs, respectively. This noise has a much higher value than measured earlier with another dedicated sensor test board (11 to 15 electrons at ambient temperature of about 28 °C).
The high noise value is attributed to the method used for mounting chips on the flex cable. The MimoSTAR2 prototype features a large number of signal outputs intended only for testing purposes. When the telescope system was designed, the layout of the Kapton flex cables was optimized for minimum size and minimum mass as needed for the final detector architecture. As a result, there were not enough lines and some of the chip's output pads were left un-bonded. It has been verified that a set of unterminated internal DAC outputs was responsible for the measured increase in the noise level.
The system was first tested with a 1. Tests at the ALS revealed that in the enclosed telescope head the performance of sensors degraded moderately, most likely due to higher operating temperature, to about 34 and 38 electrons for the standard and radiation tolerant diode, respectively. An example of the measured single pixel distribution for signals from 1.2 GeV electrons is presented in Fig. 12 . In case of the radiation tolerant diode, the most probable value of signal in the Landau shaped distribution is smaller than for the standard diode. The effect is the result of higher capacitance and, therefore, a lower gain in the radiation tolerant diode.
The telescope head was assembled without a very precise control on the alignment of all three sensor layers. The final alignment was performed in software by searching for straight tracks from the electron test beam that passed through all three layers. The correlations between hit locations in all three layers revealed shifts between sensors. The largest offset was about 340 μm and one sensor plane was rotated with respect to other planes by about 25 miliradians.
The fully tested and calibrated system was mounted inside the STAR detector for the last three weeks of the [2006] [2007] run. The sensor head was placed near the interaction diamond with the sensor plane approximately perpendicular to the beam axis. The final location of the telescope head was about 5 cm below the beam pipe and about 145 cm from the center of the interaction region. The electronics box containing the prototype readout system was located inside the STAR magnet pole tip, at approximately the position expected to be used for the final PIXEL detector electronics. The whole assembly operated in the nominal STAR magnetic field at 0.5 T.
The goal of the test was to measure the performance of the telescope system in the STAR environment, check for environmentally induced noise, to measure the charged particle density in STAR, and to do limited tracking. Integration of the system with the STAR control and trigger subsystems was an important milestone. The telescope with the readout system was integrated with STAR DAQ trigger, run control, and slow control. The data stream was delivered to the DAQ standard readout PC but was not collected by the STAR event builder. Noise performance measured in the STAR environment was comparable to the results from laboratory and ALS tests. However, it is possible that the overall noise performance of the telescope assembly might have masked some small environmentally induced noise increase. The charged particle density observed with the 1.7 ms integration time was about 3.9 hits per sensor. The average luminosity during the time the telescope was at STAR was 8 10 26 cm -2 s -1 . Data taken during the normal STAR operation included background tracks, the majority of which can be expected to originate from the beam-gas type interactions, and charged particle tracks originating at the collision point. A plot of the angular distribution of tracks registered by the telescope system is presented in Fig. 13 . The measured peak in the angular distribution is similar to the geometrically calculated peak from the known distribution of tracks in the STAR interaction diamond. The measured distribution is wider, which we attribute to scattering in the beam pipe. For a short run the RHIC particle beams were displaced and did not collide in the interaction region. The measured angular distribution of the background tracks is also presented in Fig.  13 . It peaks at zero degrees showing tracks parallel to the beam pipe. All curves in the plot are scaled arbitrarily.
VIII. CONCLUSIONS
A preliminary readout system design for the PIXEL vertex detector at STAR has been presented. This system is a small scale prototype that includes all features necessary for a module of the final detector.
We have successfully tested the prototype readout system together with the 3-sensor telescope assembly at a continuous 50 MHz readout with on-the-fly data sparsification that gives nearly three orders of magnitude data flow reduction from the raw ADC rates.
The system works well providing reasonable detection efficiency and accidental hit rates. Simple tracking has been performed and lead to imaging of the interaction diamond and beam-gas background.
Stable noise level throughout all tests, and in particular at STAR, validates the system's electronics design.
The integration of the system with the STAR control and trigger subsystems has been a major achievement allowing the prototype telescope system to function as a part of the STAR detector.
The presented system will need to be slightly modified when the second generation MAPS prototypes become available. The signal processing will be shifted to the on-chip electronics simplifying the readout system architecture. However, multiple event buffering, event building and possibly on-the-fly cluster reconstruction will still be implemented in the system's FPGAs.
